Sheet (1,2,3,4,5,6,12,13,19,20,28)

Input/Output Organization

(4.1)

The input status bit in an interface circuit is cleared as soon as the input buffer is read? Why?

· [Solution | = >

After reading for the input data, it is necessary to clear the input status flag SINIO before the program begins a new read operation.

4.3

address Bus = 18 bit = A15-0

AusA	14 Au An An	AAAA AA	AGAS A	a Az AzAL	lo
		12 / X X X			
411	0 1 1	12111008	765	0100	,

A10 1010 B11011 C121100 D13 1101 E141110 F151111

7CA4 = 0111 |1 00 |000 000 7DA4 = 0111 |101 |00 0100 7EA4 = 0111 |110 |00 0100 7FA4 = 0111 |1110 |00 0100

Device 1
Device 2
Device 3
Dovice 4

Subroutive

A subvoutine is called by a program instruction to perform a function needed by the calling program.

تم منا رتوا داخل ای برنا جی و دلاه مهاف اداد و ظرفه تعنیه تلرنامح الرش فندهنا داس

I'm Colling loe.

Interrupt Service Routine (ISR)

- Such as input operation or hardware error.
- may not be at related to the program being executed at the time of interruption.
- of the data or status information relating to that program.

الم مرد الم المرد الم المرد الم المرد الم المرد الم المرد الم المرد الم

(4.5) De processor no de view bet lie de l'été l


Discuss Difficulties that may arise.

If execution of the interrapted instructions is to be completed after return from interrupt, a large amount of information needs to be saved. This includes the contents of any temperary registers, intermediate results, the address of the next instruction, etc.

An alternative is to abort the instruction and start its execution from the beginning after return from interrupt.


In this Case


the results of an instruction must not be stored in register or memory Location until it guaranteed that execution of the instruction will be completed without interruption.




4.12 Design a Logic circuit to implement the priority shown in figure 4.86 INTRE 2550 INTAC Interrupt requests interrupt activaledge. Note (Penority INTRI > INTRZ > INTRZ) (Reg) @ give a truth table for each of output INTA1 = INTR1 INTA2 = INTR2 - INTR1 = 10 01 INTA3= INTR3. INTR1 - INTR2 001 INTR! INTR2 INTR3 | INTAL INTAZ INTAZ 0 -6 0 0


- 9















(Lie What Ware oil) Design a circuit for rotating periority for selecting one of several requests based on their periority. Input Lines (Request Liner) REQI REQZ REQZ REGY - Penionty of : REQ1 > REQ2 > REQ3 > REQ4 Les Jails and and live big land of it is pose seid (REQ2) ist bis This . The Delof1 (REG3) REQ4 > REQ3 > REQ2) Design circuit should include four Grant signals GRI through GRY وا فيرة وقف من في الله للبر توامد لذا عادت (Delide) on de pulse


whole circuit

[Inputs] & REQ, REQ, REQ3, REQ4 Decide (output) GR1, GR2, GR3, GR4.

- 12-





How the Circuit norks: assume that REQI takes the bus GR1=1 , E1=0 30 GR1=1 & A1= GR1=0 (E2 = A] - (E1 + REQ)) = E2 = 1 - (0+1) = 1 GRZ = (Ez. PEQZ) GRz = (0-1)=1 (2-equations) $E_{l+1} = A_{l}^{\bullet \bullet} (E_{l}^{\circ} + REQ_{l}^{\circ})$ (GRC+= EC+1 O REQUE) assume i=1 EZ = AI (EI+REQI) GR2 = E2 . REQ2 REQ-62 REQZ



www.elsolucionario.net

Interrupt request Line to use open collector Scheme carries a signal that is the Logical OR of the requests from all the devices connected to it. connected to the bus are ready. solution JUTR processor Derice Device (INTR = (INTR + INTR2 + INTR3 + -- INTRA • Each device pull the line down (closes a switch to aground) when it is not ready It open the Switches when it is ready Thus, the Line will be high when all device are ready. device not bin Switch not ready Grand II) Julgi fee Interrupt Request (INTR)=0 1. 1. 1. Switch open -16-CSPIT Je To pie aid





11